

ISO 3297:2007 Certified

Vol. 4. Issue 8. August 2016

Voltage Improvement by a Transformerless Active Voltage Quality Regulator with the Parasitic Boost Circuit

Mahesh S. Khande¹, A K Jhala², Manish Prajapati³

PG Scholar, RKDF College of Engineering, Bhopal, India 1 Associate Professor, RKDF College of Engineering, Bhopal, India² Assistant Professor, RKDF College of Engineering, Bhopal, India³

Abstract: Voltage sags have always been a more threat to sensitive industrial and commercial electrical consumers, and deep sags with long duration time are usually more intolerable. In this paper, a new study of series-connected compensator is presented to mitigate long duration deep sags, and the solatium ability is highly improved with an unrivalled shunt converter structure acting as a parasitic boost circuit that has been theoretically analyzed. Additionally, the projected active voltage quality regulator is a cost effective solution for long duration sags that are lower than 50% of the nominal voltage as it is transformerless compared with the traditional dynamic voltage restorer. High operation efficiency is ensured by applying the dc-link voltage adaptive control method. Analysis, along with simulation and experimental results, is presented to verify the feasibility and effectiveness of the projected study.

Keywords: Dynamic Voltage Restorer (DVR), Dynamic Sag Correction, Long Duration Deep Sag, Parasitic Boost Circuit, Series Connect Compensator.

I. INTRODUCTION

Power quality (PQ) problems have obtained increasing According to the data presented in [5], majority of the sags problems occurring in the distribution power system [1]. In fact, voltage sags have always been a more threat to the interrupt a manufacture process resulting in enormous financial losses [2], [3]. Voltage sags are generally classified according to its depth and duration time. Typical sag can be a drop to between 10% and 90% of the rated RMS voltage and has the duration time of 0.5 cycles to 1 min [4].




Fig. 1 Single-phase DySC configuration consumers

attentions as they can affect lots of sensitive end-users recorded are of depth no less than 50%, but larger sags including industrial and commercial electrical consumers. with long duration time obviously cannot be ignored as Studies indicate that voltage sags, transients, and they are more intolerable than shallow and short-duration momentary interruptions constitute 92% of all the PQ sags to the sensitive electrical more characteristics about voltage sags are described in [6].

industry, and even 0.25 s voltage sag is long enough to Many customer power devices have been projected to mitigate such voltage sags for sensitive loads [7]. The most studied voltage regulator topologies can generally. categorized into two groups: the inverter based regulator and direct ac-ac converters. In [8]- [11], several ac-ac converter-based regulators are introduced. Seriesconnected devices (SD) are voltage-source inverter-based regulators and an SD compensate for voltage sags by injecting a missing voltage in series with the grid [12].

> There are lots of SD topologies, and key features related to the evaluation of a certain SD study are the cost, complexity, and solatium ability. Dynamic voltage restorer (DVR) is a commonly used SD and has been widely studied. Different types of DVRs are discussed in [13]. In [14], four typical DVR system topologies are investigated and experimentally compared. The overall evaluation has shown that DVR with no storage and load-side-connected shunt converter ranks the highest as it can compensate for long-duration deep sags at a relatively low complexity and cost. Applications based on this study are given in [15]-[20].



ISO 3297:2007 Certified

Vol. 4, Issue 8, August 2016

However, the aforementioned DVR study is still not a cost effective solution for long duration deep sags as it regularly contains a series transformer that is heavy, As shown in Fig. 2, the PB-AVQR study is mainly drawback is obviously non ignorable especially in lowpower applications. In [21] and [22], a type of transformerless SD study known as dynamic sag corrector weight, and highly effective system for sag mitigation as the series transformer is no longer needed. There are several circuit structures of the DySC including two given in [21] and [22], and Fig. 1 illustrates another possible configuration. When the grid voltage differs from its the load voltage at its rated value. During this period of time, the energy needed for the solatium is provided by the residual supply via a passive shunt converter (D1, D2, L1) and stored in the dc-link capacitors (C1,C2). So, the dclink voltage should always be lower than the peak value of the supply voltage, and it means that the DySC can only compensate for voltage sags no larger than 50% since the largest injection voltage of the DySC is solely determined by its dc link voltage. As mentioned in [21] and [22], the ride through time of the DySC in larger voltage sags is limited by the dc-link energy storage, and it is inadequate to provide reliable protection for sensitive loads. So, although the DySC is an excellent solution for sags in many cases, it is invalid for long-duration deep sags as its solatium ability is limited by the passive rectifier. In [23] and [24], either PWM rectifier or backup grid is adopted to increase the energy provided during voltage sags. But the solatium ability is greatly enhanced at the expense of significantly increasing the complexity and cost. In this paper, position of the shunt converter and series converter in the DySC is changed according to the structure differences between the DVR with the load-sideconnected shunt converter and the DVR with the supplyside-connected shunt converter. As a result, the shunt converter together with the series converter formed a boost charging circuit and the dc-link voltage will be charged to exceed the peak value of the supply voltage. This obtained novel study is called the transformerless active voltage quality regulator with the parasitic boost circuit (PB-AVQR), and it is capable of mitigating long duration deep voltage sags without increasing the cost, volume, and complexity compared with the traditional DySC study. The dc-link voltage adaptive control method projected in [25] is also applied in the PB-AVQR to improve its operation efficiency This paper starts with introducing the operating mode and working principles of the projected configuration. Then, the parasitic boost circuit model is provided followed by the theoretical analysis to calculate its dc-link voltage. At last, the simulation results using MATLAB and experimental results on a 220 V-2 kW effectiveness of the PB-AVQR study.

II. STUDY AND PRINCIPLE

bulky, and costly operating at the line frequency [16]. This consists of five parts, including a static bypass switch (VT1, VT2), a half-bridge inverter (V1, V2), a shunt converter (VT3, VT4), a storage module (C1,C2), and a low-pass filter (Lf, Cf). The operating mode and applied (DySC) is projected, and it is a low cost, small size, light control strategies are similar to what have been described in [25]. Under normal operating conditions, the static bypass switch is controlled to switch on and the normal grid voltage is delivered directly to the load side via this bypass switch. When an abnormal condition is detected, the static bypass switch will be switched OFF and the desired waveform, a missing voltage will be injected and inverter will be controlled to inject a desired missing filtered by the DySC through its half-bridge series voltage in series with the supply voltage to ensure the converter (V1, V2) and output filter (Lf,Cf) to maintain power supply of sensitive loads. There are totally two different kinds of control strategies




Fig. 2. Projected PB-AVQR study.




Fig. 3. SPB-AVQR study

in the projected PB-AVQR system. When the grid voltage is lower than the rated voltage, an in-phase control strategy will be adopted and a phase-shift control strategy will be applied when the supply voltage is higher than the nominal voltage. Working principle of the PB-AVQR is different compared with that of the DySC due to its prototype are given to verify the feasibility and unrivalled shunt converter structure. When the projected configuration is analyzed, both the operating states of the




ISO 3297:2007 Certified

Vol. 4, Issue 8, August 2016

switches (V1, V2) and the trigger angles of the thyristors Illustrate four different operating conditions of the SPB-(VT1, VT2) should be taken into consideration. So, a AVQR within ones witching cycle during the positive and simplified PB-AVQR (SPB-AVQR) circuit shown in Fig. negative half-cycle of the sinusoidal supply voltage 3, where two thyristors (VT3, VT4) in the projected PB- separately. Both the solatium process and charging process AVQR are replaced by two diodes (D1, D2), is firstly can be explained based on these operating conditions. In introduced to better explain its working principles. The Figs. 4 and 5, the solid line means that there is current following analysis will be based on the SPB-AVQR which flowing through and arrows depict directions. can be regarded as a special type of PB-AVQR. The only shunt converter of the PB-AVQR is controllable while the shunt converter of the SPB-AVQR is uncontrollable. That is to say, the dc-link voltage of the SPBAVQR represents the upper limit of the dc-link voltage in the PB-AVQR structure. So, theoretical conclusions drawn with the SPB-AVQR are basically applicable to the PB-AVQR.

As shown in Fig. 3, switches V1 and V2 are now also parts of the parallel circuit, which means that the dc-link voltage will be affected by the on/off status of the 5about the parasitic boost


C DI Sensitive (a) VT2 C DI Sensitive



(b)

V2→ VD2

difference between these two configurations is that the Operating conditions during the positive half-cycle are illustrated in Fig. 4. When V2 is switched on, as shown in Fig. 4(a),the grid charges the inductor L1 via the diode D2 and the capacitor C2 discharges to maintain the load voltage. When V2is switched off, as shown in Fig. 4(b), the energy stored in the inductor during previous period is released to dc-link capacitorsC1 and C2 through VD1 which is the antiparallel diode of V1. Operating conditions during the negative half-cycle are given in Fig. 5. When V1 is switched on, as shown in Fig. 5(a), the inductor L1 is charged via the diode D1, and the load is compensated switches. So, the turn on and turn off conditions of the by the capacitor C1. When V1 is switched off, as shown solatium process should be considered to understand the in Fig. 5(b), the energy stored in L1 is released through working principles circuit of the SPB-AVQR. Figs. 4 and VD2, which is the antiparallel diode of V2, to capacitors C1 and C2 .So, in each half-cycle of the grid, one capacitor of the dc-link discharges to provide the energy needed for the solatium, and this energy is actually obtained from the supply source via the charging process described earlier



V1 switched on. (b) V1 switched off.



ISO 3297:2007 Certified

Vol. 4, Issue 8, August 2016

link voltage in this situation is controlled by the duty ratio projected study and verify its feasibility in mitigating long of the two switches. So, the solatium ability of the SPBrelationships between the dc-link voltage and other system parameters will be discussed in the next section.

In Figs. 4 and 5, two endpoints of the inverter are marked as a and b. Parts of the waveforms obtained at the inverter side and load side under four operating conditions are schematically shown in Fig. 6, where UaN represents the voltage between a and N. As shown in Fig. 6, when V1/V2 is switched on/off, the dc-link voltage will be added/subtracted to the supply voltage to get a switching pulse voltage UaN and the switching harmonics of UaN will be filtered by Lf and Cf to get a smooth load voltage. So, the load voltage will be maintained at its rated value if the inverter is properly controlled according to the required missing voltage during sags.

III. MODELING AND THEORETICAL ANALYSIS

DC-link voltage is a key parameter to evaluate the solatium ability about a series solatium device since it decides

Load Voltage Supply Voltage U_{aN} on off on off on off on off on off $-T_S \rightarrow -T_S \rightarrow$ (a) $-T_S \rightarrow -T_S \rightarrow$ off on off on off on off on off on Supply Voltage Load Voltage (b)

Fig. 6. Waveforms of supply voltage, load voltage, and UaN. (a) V2 on/off.(b) V1 on/off.

Apparently, the charging circuit of the projected the maximum value of the injected solatium voltage. In configuration works exactly like a boost circuit and the dc-this section, in order to evaluate the solatium ability of the duration deep sags, relationships between the dc-link AVQR is theoretically unlimited as long as the grid is voltage and other system parameters will be derived based strong enough to provide the needed power. However, as on the circuit model of the aforementioned operating the boost circuit is parasitic on the series inverter, and the conditions. As can be seen from Figs. 4 and 5, working two switches are actually controlled according to the principles during the positive and negative half-cycle of missing voltage, there still exist some restrictions. The the supply voltage are the same, so the following analysis will be focused on the situation in the positive half-cycle. The control strategy applied for voltage sags is in-phase solatium, so the energy needed to maintain the load voltage in one half-cycle can be expressed as follows [26]:

$$Eo = \frac{To \Delta V}{2Vref} Po$$
 (1)

where T0 is the grid voltage period time, Vref is the rated rms value of the load voltage, P0 is the rated load power, and ΔV is the rms value of the missing voltage. In steadystate solatium, the energy needed for the solatium should completely be provided by the residential grid which is also the charging energy through the parasitic boost circuit in this case. So the charging energy provided during T0/2 referred to as E1 equals to E0. E0 can be easily obtained according to (1), but the calculation of E1 involves with the operating conditions shown in Fig. 4. The simplified circuit model of Fig. 4 is illustrated in Fig. 7, where solatium loop including the filter and the load is ignored and only the charging circuit is considered




Fig. 7. Simplified circuit model. (a) V2 turned on. (b) V2 turned off



ISO 3297:2007 Certified

Vol. 4, Issue 8, August 2016

as follows:

$$L1\frac{dlon}{dt} = \sqrt[2]{2} \text{ Vs sin } (\omega t)$$

$$\frac{dloff}{dt} = \sqrt[2]{2} \text{ Vs sin } (\omega t) - \text{Vdc1-Vdc2}$$
(2)

According to [27] and [28], the analysis will be significantly simplified if some realistic approximations are carried out. Then(2) can be discretized into (3) based on two following assumptions: C1 and C2 are well designed so that Vdc1 and Vdc2 can be regarded equal without considering their ripple voltages; the switching frequency is much higher than the line frequency that the supply voltage in the nth switching cycle can be treated as a constant value

L1
$$\triangle$$
Ionn= $\sqrt[2]{2}$ Vs sin (ωnTs)
L1 \triangle Ioffn=[$\sqrt[2]{2}$ Vs sin (ωnTs)- 2Vdc] toffn (3)

where tonn and toffn are, respectively, the turn-on and turn-off time of V2 in the nth switching cycle, Ts is the switching period, Vdc is the steady-state dc-link voltage, and Δ Ionn or Δ Ioffn represents the variation amount in charging current during ton or toffn . As the analysis is within the positive half-cycle of the grid, there exists a constraint: $n \le T0 / 2Ts$. Apparently, tonnand toffn here are actually the inverter's duty cycle and they canbe expressed as (4) when two-level symmetric regularsampled

PWM method is adopted [29]

$$tonn = \frac{Ts}{2} \left[1 + \frac{\sqrt[2]{2} \Delta Vs \sin (\omega n Ts)}{Vdc} \right]$$
$$toffn = \frac{Ts}{2} \left[1 - \frac{\sqrt[2]{2} \Delta Vs \sin (\omega n Ts)}{Vdc} \right]$$
(4)

The recursion formula of the charging current at the end of the nth switching cycle can be obtained by combining (3) and(4)

Inoffn=Ioffn(n-1)+
$$\frac{Ts}{L_1} \left[\sqrt[2]{2} \text{ Vref sin } (\omega nTs) - \text{Vdc} \right]$$
 (5)

where Ioffn represents the charging current instantaneous value at the end of the nth switching cycle and Δ Ionn can be derived at the same time

$$\Delta Ionn = \frac{\sqrt[2]{2} \Delta Vref \sin (\omega nTs)}{2L_1} \left[1 + \frac{\sqrt[2]{2} \Delta Vs \sin (\omega nTs)}{Vdc} \right]$$
 (6)

The energy stored in an inductor is related to the current that flows through it, so the charging energy provided by the grid via the parasitic boost circuit in the nth switching cycle can be expressed and then rearranged as follows:

Einn=
$$\frac{1}{2}L1\Delta Ionn^2 + L1 \text{ Ioffn(n-1)} \Delta Ionn (7)$$

In Fig. 7, VS is the rms value of the supply voltage. Two Ioff (n −1) in (7) can be superimposed according to the state equations can be obtained based on Fig. 7 and written recursion formula shown in (5). Before the expression is given, there are some features about the charging current should be clarified: 1) the value of the charging current cannot be lower than zero as the current flowing through a diode is unidirectional; 2) the value of the charging current can either be zero or non zero and its value always decreases after increasing in one half-cycle of the sinusoidal grid voltage. Then, the nonzero terms of the charging current can be derived as follows:

Ioff(n-1)=
$$\sum_{k=no}^{n-1} \frac{Ts}{L1} \left[\sqrt[2]{2} Vref \sin(\omega kTs) - Vdc \right]$$
 (8)

where n0 is the initial superposition instant and Ioffn is always equal to zero when n is smaller than n0. So, n0 can be calculated according to (5) and expressed as follows:

no=ceil
$$\left(\frac{To\ arc\ sin\frac{Vdc}{Vref}}{2\pi Ts}\right)$$
 (9)

where ceil(•) represents the rounded up function and the arcsine function here ranges from 0 to $\pi/2$. Furthermore, when the charging current calculated by

(8) decreases to the value no more than zero, n will reach its upper limit denoted by ne .Substituting (6), and (9) into (7), the energy provided by the supply in the nth switching cycle can be written as follows:

Einn=
$$\frac{Ts^2Vs^2A^2}{4L1}(1+\sqrt[2]{2}BA)^2 + \frac{\sqrt[2]{2}Ts^2VsA}{2L1Vdc}(Vdc + \sqrt[2]{2}\Delta VA)\sum_{k=no}^{n-1} \left[\sqrt[2]{2}VrefC - Vdc\right]$$
 (10)

Where

 $A= \sin (\omega n T s)$ $B= \frac{\Delta V}{V d c}$

 $C = sin(\omega kTs)$

E1 now can be obtained if (10) is added with n ranging from 1 to T0 /2Ts. So, the overall energy balance equation can be written as follows:

$$E1 = \frac{Ts^{2}Vs^{2}}{4L_{1}} \left(\sum_{n=1}^{\frac{To}{2Ts}} A^{2} + \sqrt{2}B \sum_{n=1}^{\frac{To}{2Ts}} A^{3} + 2B \sum_{n=1}^{\frac{To}{2Ts}} A^{4} \right)$$

$$+ \frac{Ts^{2}Vs^{2}A^{2}}{4L_{1}} \sum_{n=no}^{ne} \left[(A + \sqrt{2}BA^{2}) \sum_{k=no}^{n-1} \left[\sqrt[2]{2}Vref C - Vdc \right] \right]$$

$$= To \Delta V 2 Vref \quad Po = Eo$$

$$(11)$$

The charging current peak value Imax is considered to arise at the switching cycle after the value of (8) reaches its upper limit. So Imax is expressed as follows:

Imax=
$$\frac{\sqrt[2]{2} TsVs \sin (\omega nmax Ts)}{2 L1} [1 + \sqrt[2]{2} B \sin (\omega nmax Ts)] + \sum_{k=no}^{nmax} \frac{Ts}{L1} [\sqrt[2]{2} Vref C - Vdc]$$
(12)

where nmax is the switching cycle when Ioffn reaches its maximum value and nmax can be written as follows:



ISO 3297:2007 Certified

Vol. 4, Issue 8, August 2016

$$nmax = \text{ceil} \left[\frac{To(\pi - arc \sin \frac{Vdc}{Vref})}{2\pi Ts} \right]$$
 (13)

So far, the main features of the SPB-AVQR study can be described by (11) and (12). As shown in (11), the dc-link voltage is not only related to the supply voltage, but also associated with the charging inductance, load active power, and switching frequency. However, the dc-link voltage cannot be obtained directly from (11) as n0 and ne cannot be computed with unknown dc-link voltage. So, an iterative algorithm is applied to estimate the dc-link

voltage, where Ts,VS,T0,Vref,L1, and P0 are all treated as constants. A flow chart of the adopted calculating method is illustrated in Fig. 8, where Vdc0 is the initial value for Vdc and Δ Vdc is the iterative step. The algorithm is terminated if the error between E0 and E1 is smaller than the error tolerance ϵ . Moreover, the charging current can be calculated by (12) and (13) as long as Vdc is obtained. Fig. 9 shows the relationships between the steady state dc link voltage and the supply voltage with different inductance values obtained according to

(11). Other system parameters are listed as




Fig. 8. Flow chart for calculating Vdc

follows: P0 = 2 kW, Ts = (1/15000)s, T0 = 0.02 s, Vref=220 V. The black solid line in Fig. 9 is the Vdc–VS curve of the DySC study. As can be seen in Fig. 9, the steady-state dclink voltage of the SPBAVQR under different supply voltageis much higher than that of the DySC study and it decreases slightly with the falling of the supply. Additionally, when the supply voltage is lower than 50% of its rated value, the dc-link voltage of the SPB-AVQR is

still maintained high enough for the solatium while that of the DySC is too low to mitigating the deep sag. Fig. 9 also indicates that the dc-link voltage of the SPB-AVQR becomes higher with a lower inductance under the same circumstance. Fig. 10 gives the Imax-VS curve under the same condition.




Fig. 9. Vdc –VS curve of the SPB-AVQR with different inductances.




Fig. 10. Imax –VS curve of the SPB-AVQR with different inductances.

It presents that the steady-state charging current peak value increases with the decreasing of the supply voltage and it can be suppressed by increasing the charging inductance. Although conclusions drawn from the theoretical analysis for the SPB-AVQR can also be applied to the projected PB-AVQR study, there still exist some differences in their dc-link voltages.




Fig. 11. Vdc –VS curve of the PB-AVQR with different trigger angles. projected



ISO 3297:2007 Certified

Vol. 4, Issue 8, August 2016

When the PB-AVQR is discussed, the trigger pulse angle αfor VT3 and VT4 should also be taken into consideration. the VT3 or VT4 is triggered, so the initial superposition instant n0 in (11) is now determined by α denoted by n1 and the energy balance equation is written as follows:

Here, ne is still determined by (8) as aforementioned and n1can be derived as follows:

$$n1 = \text{ceil} \left[\frac{\alpha T_0}{2\pi T_S} \right]$$
 (15)

Furthermore, the thyristors are triggered only once in each half-cycle and the current through them should be higher than the holding current to maintain the triggered state. So, α is required to meet the constraint expressed as follows:

$$\sqrt[2]{2} \text{ Vref sin}\alpha > \text{Vdc}$$
 (16)

The charging current peak value of the PB-AVQR can still be described by (12) as long as n0 is substituted with n1 .As can be seen from (14) and (15), the trigger pulse of the PB-AVQR will certainly affect its dc-link voltage and charging current. Fig. 11 shows the Vdc –VS curve under the influence of α according to (14). The charging inductor in Fig. 11

Is set to 2 mH and other parameters remain the same as those in Fig. 9. Fig. 11 demonstrates that the steady-state dc-link voltage gets higher with a smaller trigger angle as the charging time becomes longer. It also indicates that the PB-AVQR is capable of mitigating deep sags with a proper trigger pulse.

Fig. 12 present show α affects the I max –VS curve under the same condition. As shown in Fig. 12, the charging current peak value can be reduced by decreasing α with the same supply voltage.




Fig. 12. Imax -VS curve of the PB-AVQR with different trigger angles.

IV. SIMULATION RESULTS

In the PB-AVQR circuit, the charging process begins after In order to show the validity of the projected PBAVQR, simulation and experimental results are presented in this section. The simulation results are based on the MATLAB software and the experimental results are based on a 2 kW single-phase prototype. The control method applied for the inverter is projected in [30] and the control method for the thyristors is demonstrated in [25].

A. System Parameters

There are mainly four parameters need to be designed, namely the dc-link capacitor C1 /C2, the filter inductor Lf the filter capacitor Cf, and the charging inductor L1. During the steady-state solatium, one capacitor discharges at the switched-on position and two capacitors are both charged at the switched-off position in each switching cycle. Furthermore, C1 and C2 discharge, respectively, in the negative and positive half-cycle of the supply. So, if the two capacitors are treated equally during the charging process, the energy-balance equation that required for the capacitors can be written as

$$\frac{\text{To }\Delta V}{4\text{Vref}} \text{ Po} = \frac{1}{2} \text{ C1(2) Vdc}^2 - \frac{1}{2} \text{ C1(2) (Vdc} - \text{ vdc})^2$$
 (17)

where vdc is the fluctuation voltage of Vdc. In the theoretical analysis, the dc-link voltage is assumed to be a constant, so vdc/Vdc here is limited within 5% at the voltage drop of 50% to minimize the overall dc link voltage ripple. In this way, the estimated minimum value ofC1 /C2 can be calculated according to (17) with Vdc substituted by the dc-link set value Vdc-set. How to set the dc-link value is introduced in [25] and in this paper it

$$Vdc\text{-set} = \begin{cases} 1.2 \text{ X} \sqrt[2]{2} (\text{Vref} - \text{Vs}) + 40 \text{ Vs} < \text{Vref} \\ 1.2 \text{ X} \sqrt[2]{2} (\text{Vs}^2 - \text{Vref}^2) + 40 \text{ Vs} > \text{Vref} \end{cases}$$
(18)

TABLE 1. SYSTEM PARAMETERS

Description	parameters	Real value
Nominal voltage		220V
Line frequency		50Hz
Switching Frequency		15KHz
DC-link capacitor	/	4700uf
Filter inductor		1.5mH
Filter capacitor		20uF
Charging inductor		2mH

As shown in Figs. 9-12, a higher dc-link voltage will be obtained with a smaller L1, but the peak value of the charging current will get larger at the same time. So, charging inductance L1 is designed as a result of the compromise between the solatium ability and the charging current peak value.



ISO 3297:2007 Certified

Vol. 4, Issue 8, August 2016




Fig. 13. Simulation result of the DySC.

The main function of the output LC filter in the projected structure is to eliminate the harmonic components of the injected solatium voltage. The value of Lf and Cf are designed according to its natural frequency and several other criterions which are given as follows [31]:

$$\frac{1}{2\pi\sqrt{(LfCf)}} = X \text{ fs Lf} < \frac{VL}{\omega_0 \text{ IL max}}$$

$$Cf < \frac{\text{Iripple } (x^2+1)}{8Vdc \text{ fs}}$$
(19)

where fs is the switching frequency, vL is the voltage drop across the inductor Lf at IL max, IL max is the maximum value of the load current, Iripple is the maximum ripple current of the filter and χ is the coefficient between the switching frequency and the filter's natural frequency. Generally, χ ranges from 0.05to 0.2. The PB-AVQR system's key parameters are listed in Table 1 according to the design principles mentioned earlier.

B. Simulation Results

Fig. 13 shows the simulation results of the DySC study with different supply voltages. In the simulation, the supply




Fig. 14. Simulation result of the PB-AVQR.

voltage drops to 180 V at 0.1 s and then falls to 100 V at 0.4 s.As shown in Fig. 13, when the supply voltage is 180 V, the DySC can effectively compensate for the voltage sag; however, when the supply voltage drops to 100 V, the load voltage becomes not sinusoidal as the maximum injected solatium voltage is limited by the low steady state dc-link voltage. Fig. 13 also indicates that the DySC can only mitigate deep sags for a few line cycles depending on the energy stored in dc-link capacitors as its steady-state

dc-link voltage is always lower than the peak value of the supply voltage. The graphics of the active and reactive power are also included in Fig. 13. When the supply voltage is 180 V, the dc-link voltage does not reach its steady state value with limited simulation time, so the active power of the supply is lower than the load power and its value is about 1.6 kW. When the dc-link voltage reaches its steady-state value with 100 V supply voltage, the active power of the supply is about 1.65 kW which means that the load voltage is no longer maintained. The simulation results of the projected PB-AVQR study under the same condition is shown in Fig. 14. As can be seen in Fig. 14, when supply voltage changes, the dc-link voltage precisely tracks Vdc-set according to (18) and it also remains enough high for the solatium even with a 100 V supply voltage. Fig. 14 also indicates that the transient response here is not very good, but this can be improved by increasing the set value for dc-link voltage. The active power of the supply during the steady-state solatium is 2 kW, and it is the same as the load power which means that the load voltage is effectively ensured. The reactive power during the steady-state solatium is about 1.1 kvar with 180 V supply and is about 1.4 kvar with 100 V supply. The reactive power of the projected PB-AVQR is higher than that of the DySC due to the dc-link voltage adaptive control method. Additionally, the instantaneous value of the active and reactive power can be suppressed by properly designing Vdc set and the charging time of the capacitors. Fig. 15 shows trigger pulses for thyristors under different grid voltage. The supply voltage is 180 V in Fig. 15(a) and is 100 V in Fig. 15(b).

As shown in Fig. 15, the trigger angle becomes smaller to ensure the solatium energy needed when the grid voltage decreases.




Fig. 15. Trigger signals under different supply voltage values. (a) 180 V supplyvoltage. (b) 100 V supply voltage.



ISO 3297:2007 Certified

Vol. 4, Issue 8, August 2016

V. CONCLUSION

This paper has presented a novel transformerless active voltage quality regulator with parasitic boost circuit to [14] mitigate long duration deep voltage sags. The projected PB-AVQR study is derived from the DySC circuit and the solatium performance is highly improved without increasing the cost, weight, volume, and complexity. It is a relatively cost-effective solution for deep sags with long duration time compared with the traditional DVR study with load-side-connected shunt converter as a series transformer is no longer needed. The working principle and circuit equations are given through theoretical analysis.

Simulation and experimental results are presented to verify the feasibility and effectiveness of the projected study in the solatium for long duration deep voltage sags that are lower than half of its rated value. The operating efficiency of the projected PB-AVQR system also remains at a relatively high level as the dc-link voltage adaptive control method is adopted. Ina conclusion, the projected PB-AVQR study in this paper provides a novel solution for long duration deep voltage sags with great reliability and solatium performance.

REFERENCES

- [1] Y. H. Chen, C. Y. Lin, J. M. Chen, and P. T. Cheng, "An inrush mitigation technique of load transformers for the series voltage sag compensator," IEEE Trans. Power Electron., vol. 25, no. 8, pp. 2211-2221, Aug. 2010.
- [2] M. F. McGranaghan, D. R. Mueller, and M. J. Samotyj, "Voltage sags in industrial systems," IEEE Trans. Ind. Appl., vol. 29, no. 2, pp. 397-403, Mar./Apr. 1993.
- Bendre, D. Divan, W. Kranz, and W. Brumsickle, "Equipment failures caused by power quality disturbances," in Proc. IEEE IAS Conf. Record, 2004, pp. 482-489.
- [4] M. F. Alves and T. N. Ribeiro, "Voltage sag: an overview of IEC and IEEE standards and application criteria," in Proc. IEEE Transmiss. Distrib. Conf., 1999, vol. 2, pp. 585-589.
- [5] S. Subramanian and M. K. Mishra, "Interphase AC-AC study for voltage sag supporter," IEEE Trans. Power Electron., vol. 25, no. 2, pp. 514–518, Feb. 2010.
 [6] M. H. J. Bollen, Understanding Power Quality Problems, Voltage
- Sags and Interruptions. Piscataway, NJ, USA: IEEE Press, 2002.
- [7] Sannino, M. G. Miller, and M. H. J. Bollen, "Overview of voltage sag mitigation," in Proc. IEEE Power Eng. Soc. Winter Meet., 2000, vol. 4, pp. 2872-2878.
- [8] S. M. Hietpas and M. Naden, "Automatic voltage regulator using an AC voltage-voltage converter," IEEE Trans. Ind. Appl., vol. 36, no. 1, pp. 33-38, Jan./Feb. 2000.
- Z. Fedyczak, R. Strzelecki, and G. Benysek, "Single-phase PWM AC/AC semiconductor transformer topologies and applications," in Proc. 33rd Annu. IEEE Power Electron. Spec. Conf., Jun. 2002, pp. 1048-1053
- [10] J. Hoyo, J. Alcala, and H. Calleja, "A high quality output AC/AC cuk converter," in Proc. 35th Annu. IEEE Power Electron. Spec. Conf., 2004, pp. 2888-2893.
- [11] J. Hoyo, H. Calleja, and J. Arau, "Three-Phase PWM AC/AC cuk converter for voltage sag solatium," in Proc. 37th IEEE Power Electron. Spec. Conf., 2006, pp. 1-5.
- [12] S. W. Middlekauff and E. R. Collins, "System and customer impact: Considerations for series custom power devices," IEEE Trans. Power Del., vol. 13, no. 1, pp. 278-282, Feb. 1998.

- [13] J. Praveen, P. Bishnu, M. S. Venkateshwarlu, and H. V. Makthal, "Review of dynamic voltage restorer for power quality improvement," in Proc. 30th Annu. IEEE Ind. Electron. Soc., 2004, pp. 749-752.
- J. G. Nielsen and F. Blaabjerg, "A detailed comparison of system topologies for dynamic voltage restorers," IEEE Trans. Ind. Appl., vol. 41, no. 5, pp. 1272-1280, Sep./Oct. 2005.